FCLKDIV

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FCLKDIV

FDIVLD=0

Flash Clock Divider Register

FDIV	Clock Divider Bits
FDIVLD	Clock Divider Loaded 0 (0): FCLKDIV register has not been written. 1 (1): FCLKDIV register has been written since the last reset.

()